



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/600,541	06/23/2003	Takeshi Sakata		5764
24956	7590 06/16/2004		EXAM	INER
MATTINGLY, STANGER & MALUR, P.C.			TORRES, JOSEPH D	
1800 DIAGO SUITE 370	ONAL ROAD		ART UNIT	PAPER NUMBER
ALEXANDI	RIA, VA 22314	2133		
			DATE MAILED: 06/16/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.



	Application No.	Applicant(s)			
	10/600,541	SAKATA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Joseph D. Torres	2133			
The MAILING DATE of this communication app					
Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 23 Ju	<u>ıne 2003</u> .				
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.				
3) Since this application is in condition for allowar					
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposition of Claims					
4)⊠ Claim(s) <u>1-23</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdraw	wn from consideration.				
5) Claim(s) is/are allowed.					
6) Claim(s) is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) <u>1-23</u> are subject to restriction and/or 6	election requirement.				
Application Papers					
9)☐ The specification is objected to by the Examine	r.				
10)☐ The drawing(s) filed on is/are: a)☐ acce	epted or b) $\square$ objected to by the $\mathfrak l$	Examiner.			
Applicant may not request that any objection to the					
Replacement drawing sheet(s) including the correct					
11) ☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
12)⊠ Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	)-(d) or (f).			
a)⊠ All b)□ Some * c)□ None of:					
1. Certified copies of the priority documents					
2. Certified copies of the priority documents	• • • • • • • • • • • • • • • • • • • •				
3. Copies of the certified copies of the prior	·	ed in this National Stage			
application from the International Bureau  * See the attached detailed Office action for a list	, , , ,	ad.			
asiaa and addition of a not	2 3334 335133 1101 1000110	· · ·			
Attachment(s)  1) Notice of References Cited (PTO-892)	Λ M 1-1 1 - 0	(DTO 440)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔀 Interview Summary Paper No(s)/Mail Da	(P10-413) ate. <u>25 May 2004</u> .			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P 6) Other:	atent Application (PTO-152)			
S. Patent and Trademark Office	o, [ oner				

Art Unit: 2133

## **DETAILED ACTION**

## Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- Claims 1-7, drawn to A Memory Block with a Defect Address Storing
   Circuit including ND=2^NA Storage Elements, classified in class 714,
   subclass 702.
- II. Claims 8-14, drawn to A Memory Block with a Defect Address Storing Circuit including ND+NS-1 Storage Elements, classified in class 714, subclass 702.
- III. Claims 15-23, drawn to A Plurality of Memory Blocks with a Spare Column Selection Line, classified in class 714, subclass 711.

The inventions are distinct, each from the other because of the following reasons:

Inventions Group I, A Memory Block with a Defect Address Storing Circuit including ND=2^NA Storage Elements, and Group II, A Memory Block with a Defect Address Storing Circuit including ND+NS-1 Storage Elements, are unrelated.

Inventions are unrelated if it can be shown that they are not disclosed as capable of use together and they have different modes of operation, different functions, or different effects (MPEP § 806.04, MPEP § 808.01). In the instant case the different inventions, Group I and Group II, present entirely different Defect Address Storing Circuits where one or the other is used and the different inventions, Group I and Group II, are not capable of being used together.

Application/Control Number: 10/600,541 Page 3

Art Unit: 2133

Inventions Group III, A Plurality of Memory Blocks with a Spare Column Selection
Line, and Group I, A Memory Block with a Defect Address Storing Circuit including
ND=2^NA Storage Elements, are related as combination and subcombination.
Inventions in this relationship are distinct if it can be shown that (1) the combination as
claimed does not require the particulars of the subcombination as claimed for
patentability, and (2) that the subcombination has utility by itself or in other
combinations (MPEP § 806.05(c)). In the instant case, the combination Group III, A
Plurality of Memory Blocks with a Spare Column Selection Line, as claimed does not
require the particulars of the subcombination Group I, A Memory Block with a Defect
Address Storing Circuit including ND=2^NA Storage Elements, as claimed because
there are many alternate mechanisms for implementing a defect address storing circuit
including fuse boxes, CAM, flash memory etc. The subcombination has separate utility
such as in storage for defect addresses for use in erasure correction circuitry.

Inventions Group III, A Plurality of Memory Blocks with a Spare Column Selection Line, and Group II, A Memory Block with a Defect Address Storing Circuit including ND+NS-1 Storage Elements, are related as combination and subcombination.

Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination Group III, A Plurality of Memory Blocks with a Spare Column Selection Line, as claimed does not require the particulars of the subcombination Group II, A Memory Block with a Defect

## **BEST AVAILABLE COPY**

Application/Control Number: 10/600,541

Art Unit: 2133

Page 4

Address Storing Circuit including ND+NS-1 Storage Elements, as claimed because there are many alternate mechanisms for implementing a defect address storing circuit including fuse boxes, CAM, flash memory etc. The subcombination has separate utility such as in storage for defect addresses for use in erasure correction circuitry.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II and vice a versa, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group III and vice a versa, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group II is not required for Group III and vice a versa, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art because of their recognized divergent subject matter, restriction for examination purposes as indicated is proper.

Art Unit: 2133

A telephone call was made to John Mattingly on 24 May 2004 to request an oral election to the above restriction requirement, but did not result in an election being made.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (703) 308-7066. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/600,541

Art Unit: 2133

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Joseph D./Torres, PhD